mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-10 11:41:26 +00:00
Code Activity

rtlil: add roundtrip test for design -stash and design -save, fix #5321

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-09-02 19:56:28 +02:00
parent c12b485135
commit 4fb0db4d69
3 changed files with 12 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.cc
View file

@ -5855,6 +5855,7 @@ RTLIL::CaseRule *RTLIL::CaseRule::clone() const
RTLIL::CaseRule *new_caserule = new RTLIL::CaseRule; RTLIL::CaseRule *new_caserule = new RTLIL::CaseRule;
new_caserule->compare = compare; new_caserule->compare = compare;
new_caserule->actions = actions; new_caserule->actions = actions;
new_caserule->attributes = attributes;
for (auto &it : switches) for (auto &it : switches)
new_caserule->switches.push_back(it->clone()); new_caserule->switches.push_back(it->clone());
return new_caserule; return new_caserule;

8
tests/rtlil/roundtrip-design.sh Normal file
View file

@ -0,0 +1,8 @@
set -euo pipefail
YS=../../yosys
$YS -p "read_verilog -sv everything.v; write_rtlil roundtrip-design-push.tmp.il; design -push; design -pop; write_rtlil roundtrip-design-pop.tmp.il"
diff roundtrip-design-push.tmp.il roundtrip-design-pop.tmp.il
$YS -p "read_verilog -sv everything.v; write_rtlil roundtrip-design-save.tmp.il; design -save foo; design -load foo; write_rtlil roundtrip-design-load.tmp.il"
diff roundtrip-design-save.tmp.il roundtrip-design-load.tmp.il

6
tests/rtlil/roundtrip-text.ref.il
View file

@ -203,7 +203,7 @@ module \zzz
connect \B \B connect \B \B
connect \Y $add$everything.v:21$2_Y connect \Y $add$everything.v:21$2_Y
end end
attribute \src "everything.v:19.3-24.10" attribute \src "everything.v:21.17-21.17|everything.v:19.3-24.10"
attribute \full_case 1 attribute \full_case 1
cell $eq $procmux$8_CMP0 cell $eq $procmux$8_CMP0
parameter \A_SIGNED 0 parameter \A_SIGNED 0
@ -215,7 +215,7 @@ module \zzz
connect \B 4'0001 connect \B 4'0001
connect \Y $procmux$8_CMP connect \Y $procmux$8_CMP
end end
attribute \src "everything.v:19.3-24.10" attribute \src "everything.v:21.17-21.17|everything.v:19.3-24.10"
attribute \full_case 1 attribute \full_case 1
cell $pmux $procmux$7 cell $pmux $procmux$7
parameter \WIDTH 9 parameter \WIDTH 9
@ -225,7 +225,7 @@ module \zzz
connect \S { $procmux$9_CMP $procmux$8_CMP } connect \S { $procmux$9_CMP $procmux$8_CMP }
connect \Y $procmux$7_Y connect \Y $procmux$7_Y
end end
attribute \src "everything.v:19.3-24.10" attribute \src "everything.v:19.19-19.19|everything.v:19.3-24.10"
attribute \full_case 1 attribute \full_case 1
cell $logic_not $procmux$9_CMP0 cell $logic_not $procmux$9_CMP0
parameter \A_SIGNED 0 parameter \A_SIGNED 0