mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-27 15:59:51 +00:00
Tests: Add testcase for problematic ABC DONE check
This commit is contained in:
parent
8ea51e1479
commit
4d1b688717
3 changed files with 16 additions and 0 deletions
7
tests/techmap/bug5495.v
Normal file
7
tests/techmap/bug5495.v
Normal file
|
|
@ -0,0 +1,7 @@
|
|||
module simple(I1, I2, O);
|
||||
input wire I1;
|
||||
input wire I2;
|
||||
output wire O;
|
||||
|
||||
assign O = I1 | I2;
|
||||
endmodule
|
||||
Loading…
Add table
Add a link
Reference in a new issue