mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-18 07:59:31 +00:00
Code Activity

Fixing couple more conversion errors

Browse source
This commit is contained in:
Miodrag Milanovic 2026-05-14 15:58:58 +02:00
parent 9580ebabc5
commit 4a7878b17f
5 changed files with 9 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/quicklogic/ql_dsp_macc.cc
View file

@ -73,7 +73,7 @@ static void create_ql_macc_dsp(ql_dsp_macc_pm &pm)
}
type = RTLIL::escape_id(cell_base_name + cell_size_name + "_cfg_ports");
log("Inferring MACC %zux%zu->%zu as %s from:\n", a_width, b_width, z_width, type);
log("Inferring MACC %zux%zu->%zu as %s from:\n", a_width, b_width, z_width, type.unescape());
for (auto cell : {st.mul, st.add, st.mux, st.ff})
if (cell)