mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-02 21:46:07 +00:00
Code Activity

End of file fix

Browse source
This commit is contained in:
Miodrag Milanovic 2026-06-23 07:23:41 +02:00
parent 3ac58b3ac1
commit 48a3dcc02a
304 changed files with 64 additions and 321 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/lattice/cells_bb_ecp5.v
View file

@ -2030,4 +2030,3 @@ module DCUA(CH0_HDINP, CH1_HDINP, CH0_HDINN, CH1_HDINN, D_TXBIT_CLKP_FROM_ND, D_
input D_REFCLKI;
output D_FFS_PLOL;
endmodule

1
techlibs/lattice/cells_bb_nexus.v
View file

@ -10589,4 +10589,3 @@ module PCLKDIVSP(CLKIN, CLKOUT, LSRPDIV);
output CLKOUT;
input LSRPDIV;
endmodule

1
techlibs/lattice/cells_bb_xo2.v
View file

@ -579,4 +579,3 @@ endmodule
module TSALL(TSALL);
input TSALL;
endmodule

1
techlibs/lattice/cells_bb_xo3.v
View file

@ -579,4 +579,3 @@ endmodule
module TSALL(TSALL);
input TSALL;
endmodule

1
techlibs/lattice/cells_bb_xo3d.v
View file

@ -580,4 +580,3 @@ endmodule
module TSALL(TSALL);
input TSALL;
endmodule

2
techlibs/lattice/lattice_dsp_nexus.cc
View file

@ -33,4 +33,4 @@ struct LatticeDspNexusPass : public Pass {
}
} LatticeDspNexusPass;
PRIVATE_NAMESPACE_END
PRIVATE_NAMESPACE_END

2
techlibs/lattice/lattice_dsp_nexus.pmg
View file

@ -205,4 +205,4 @@ code
}
accept;
endcode
endcode