mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-01 13:08:54 +00:00
End of file fix
This commit is contained in:
parent
3ac58b3ac1
commit
48a3dcc02a
304 changed files with 64 additions and 321 deletions
|
|
@ -170,4 +170,3 @@ module _80_analogdevices_alu (A, B, CI, BI, X, Y, CO);
|
|||
|
||||
assign X = S;
|
||||
endmodule
|
||||
|
||||
|
|
|
|||
|
|
@ -60,4 +60,3 @@ module \$_SDFFE_PP1P_ (input D, C, E, R, output Q);
|
|||
endmodule
|
||||
|
||||
`endif
|
||||
|
||||
|
|
|
|||
|
|
@ -76,4 +76,3 @@ module \$lut (A, Y);
|
|||
endmodule
|
||||
|
||||
`endif
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue