mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-28 14:53:37 +00:00
rtlil: rename InternalOldCellChecker back to InternalCellChecker
This commit is contained in:
parent
66c629374c
commit
343bc667ba
2 changed files with 6 additions and 6 deletions
|
|
@ -1708,7 +1708,7 @@ public:
|
|||
void reserve(int n) { (void)n; }
|
||||
// Watch out! This is different semantics than what dict has!
|
||||
// but we rely on RTLIL::Cell always being constructed correctly
|
||||
// since its layout is fixed as defined by InternalOldCellChecker
|
||||
// since its layout is fixed as defined by InternalCellChecker
|
||||
RTLIL::Const& operator[](RTLIL::IdString name) {
|
||||
// log("operator[] on %s type %s\n", name.c_str(), parent->type.c_str());
|
||||
return parent->getMutParam(name);
|
||||
|
|
@ -1975,7 +1975,7 @@ public:
|
|||
void reserve(int n) { (void)n; }
|
||||
// Watch out! This is different semantics than what dict has!
|
||||
// but we rely on RTLIL::Cell always being constructed correctly
|
||||
// since its layout is fixed as defined by InternalOldCellChecker
|
||||
// since its layout is fixed as defined by InternalCellChecker
|
||||
RTLIL::SigSpec& operator[](RTLIL::IdString portname) {
|
||||
// log("operator[] on %s type %s\n", portname.c_str(), parent->type.c_str());
|
||||
return parent->getMutPort(portname);
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue