mirror of
https://github.com/YosysHQ/yosys
synced 2026-08-08 23:21:20 +00:00
extract: leave signorm mode
This commit is contained in:
parent
14e6c2ee3a
commit
32d013f807
1 changed files with 3 additions and 0 deletions
|
|
@ -565,6 +565,8 @@ struct ExtractPass : public Pass {
|
|||
}
|
||||
extra_args(args, argidx, design);
|
||||
|
||||
design->sigNormalize(false);
|
||||
|
||||
if (!nodefaultswaps) {
|
||||
solver.addSwappablePorts("$and", "\\A", "\\B");
|
||||
solver.addSwappablePorts("$or", "\\A", "\\B");
|
||||
|
|
@ -618,6 +620,7 @@ struct ExtractPass : public Pass {
|
|||
if (filename.size() <= 3 || filename.compare(filename.size()-3, std::string::npos, ".il") != 0) {
|
||||
Pass::call(map, "proc");
|
||||
Pass::call(map, "opt_clean");
|
||||
map->sigNormalize(false);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue