mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 19:36:21 +00:00
Code Activity

signorm: disable passes that use rewrite_sigspecs

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-17 17:35:57 +01:00
parent 28d9d206d4
commit 319b9e2a4f
6 changed files with 15 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
passes/techmap/constmap.cc
View file

@ -74,6 +74,9 @@ struct ConstmapPass : public Pass {
if (celltype.empty())
log_cmd_error("Missing required option -cell.\n");
// TODO disable signorm due to rewrite_sigspecs assert
design->sigNormalize(false);
if (design->has(celltype)) {
Module *existing = design->module(celltype);
bool has_port = false;