mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-26 18:15:39 +00:00
Code Activity

move outside of VERIFIC_SYSTEMVERILOG_SUPPORT

Browse source
This commit is contained in:
Dhaval Chaudhari 2026-01-05 23:26:02 +05:30
parent bc7f0bb4c7
commit 2ed89e02da
2 changed files with 20 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

5
frontends/verific/verific.cc
View file

@ -3694,11 +3694,12 @@ struct VerificPass : public Pass {
break;
}
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && args[argidx] == "-no_split_complex_ports") {
verific_no_split_complex_ports = true;
continue;
goto check_error;
}
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{
unsigned verilog_mode = veri_file::UNDEFINED;