mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-05 00:20:52 +00:00
Code Activity

fixup! pmgen: hold sigmap pointer instead of owning it

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-04-14 18:06:51 +02:00
parent 8bbb0acdda
commit 26a1839fb7
1 changed files with 2 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

5
techlibs/xilinx/xilinx_dsp.cc
View file

@ -73,10 +73,9 @@ void xilinx_simd_pack(Module *module, SigMap* sigmap, const std::vector<Cell*> &
if (!cell->type.in(ID($add), ID($sub))) if (!cell->type.in(ID($add), ID($sub)))
continue; continue;
SigSpec Y = cell->getPort(ID::Y); SigSpec Y = cell->getPort(ID::Y);
if (!Y.is_chunk() || Y.is_wire()) if (!Y.is_chunk())
continue; continue;
Wire* wire = (*sigmap)(Y).as_wire(); if (!Y.as_chunk().wire->get_strpool_attribute(ID(use_dsp)).count("simd"))
if (!wire->get_strpool_attribute(ID(use_dsp)).count("simd"))
continue; continue;
if (GetSize(Y) > 25) if (GetSize(Y) > 25)
continue; continue;