mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-03 12:51:23 +00:00
Code Activity

Merge pull request #798 from mmicko/master

Browse source 
Fixed Anlogic simulation model
This commit is contained in:
Clifford Wolf 2019-01-27 09:25:18 +01:00 • committed by GitHub
commit 266511b29e
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/anlogic/cells_sim.v
View file

@ -17,7 +17,7 @@ module AL_MAP_LUT1 (
); );
parameter [1:0] INIT = 2'h0; parameter [1:0] INIT = 2'h0;
parameter EQN = "(A)"; parameter EQN = "(A)";
assign Y = INIT >> A; assign o = INIT >> a;
endmodule endmodule
module AL_MAP_LUT2 ( module AL_MAP_LUT2 (