mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00
Code Activity

kernel/mem: Add model support for read port init value and resets.

Browse source 
Like wide port support, this is still completely unusable, and support
in various passes will be gradually added later.  It also has no support
at all in the cell library, so attempting to create a read port with
a reset or initial value will cause an assert failure for now.
This commit is contained in:
Marcelina Kościelnicka 2021-05-22 17:18:59 +02:00
parent 097de6c5f8
commit 24b880b2de
2 changed files with 73 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

5
kernel/mem.h
View file

@ -30,9 +30,10 @@ struct MemRd {
dict<IdString, Const> attributes;
Cell *cell;
int wide_log2;
bool clk_enable, clk_polarity;
bool clk_enable, clk_polarity, ce_over_srst;
Const arst_value, srst_value, init_value;
bool transparent;
SigSpec clk, en, addr, data;
SigSpec clk, en, arst, srst, addr, data;
MemRd() : removed(false), cell(nullptr) {}
};