mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-25 11:26:22 +00:00
Merge 829a2f174a into 9d0cdb8551
This commit is contained in:
commit
24605bfbae
1 changed files with 7 additions and 0 deletions
|
|
@ -3698,6 +3698,13 @@ struct VerificPass : public Pass {
|
||||||
}
|
}
|
||||||
|
|
||||||
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
|
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
|
||||||
|
if (GetSize(args) > argidx && args[argidx] == "-ignore_module") {
|
||||||
|
for (argidx++; argidx < GetSize(args); argidx++) {
|
||||||
|
string name = args[argidx];
|
||||||
|
veri_file::AddToIgnoredParsedModuleNames(name.c_str());
|
||||||
|
}
|
||||||
|
goto check_error;
|
||||||
|
}
|
||||||
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
|
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
|
||||||
{
|
{
|
||||||
unsigned verilog_mode = veri_file::UNDEFINED;
|
unsigned verilog_mode = veri_file::UNDEFINED;
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue