mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-18 16:28:57 +00:00
Code Activity

fix

Browse source
This commit is contained in:
Dhaval Chaudhari 2026-01-04 01:51:15 +05:30
parent 5b1f89a0df
commit 829a2f174a
1 changed files with 7 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

14
frontends/verific/verific.cc
View file

@ -3688,18 +3688,18 @@ struct VerificPass : public Pass {
veri_file::AddLOption(args[++argidx].c_str());
continue;
}
if (args[argidx] == "-ignore_module") {
for (argidx++; argidx < GetSize(args); argidx++) {
string name = args[argidx];
veri_file::AddToIgnoredParsedModuleNames(name.c_str());
}
goto check_error;
}
#endif
break;
}
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && args[argidx] == "-ignore_module") {
for (argidx++; argidx < GetSize(args); argidx++) {
string name = args[argidx];
veri_file::AddToIgnoredParsedModuleNames(name.c_str());
}
goto check_error;
}
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{
unsigned verilog_mode = veri_file::UNDEFINED;