mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-08 00:05:48 +00:00
Code Activity

add morphCell instead of type assignments, test_cell passes for all cells

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-06-20 23:41:09 +02:00
parent d2107a9ee4
commit 1be8f8023a
33 changed files with 129 additions and 99 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/quicklogic/ql_bram_types.cc
View file

@ -154,7 +154,7 @@ struct QlBramTypesPass : public Pass {
type += "nonsplit";
}
cell->type = RTLIL::escape_id(type);
cell = cell->module->morphCell(RTLIL::escape_id(type), cell);
log_debug("Changed type of memory cell %s to %s\n", log_id(cell->name), log_id(cell->type));
}
}

2
techlibs/quicklogic/ql_dsp_io_regs.cc
View file

@ -127,7 +127,7 @@ struct QlDspIORegs : public Pass {
}
// Set new type name
cell->type = RTLIL::IdString(new_type);
cell = cell->module->morphCell(RTLIL::IdString(new_type), cell);
std::vector<std::string> ports2del;