mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 03:31:24 +00:00
Code Activity

Fix SB_DFF comb model

Browse source
This commit is contained in:
Eddie Hung 2019-04-18 23:07:16 -07:00
parent 0919f36b88
commit 19b660ff6e
2 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/ice40/cells_sim.v
View file

@ -143,7 +143,7 @@ module SB_DFF ((* abc_flop_q *) output `SB_DFF_REG, input C, (* abc_flop_d *) in
always @(posedge C)
Q <= D;
`else
assign Q = D;
always @* Q = D;
`endif
endmodule