3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 03:10:26 +00:00

tracy: init, zones per pass execute method, pointer-colored

This commit is contained in:
Emil J. Tywoniak 2024-05-28 23:51:17 +02:00
parent 5579685673
commit 0fb3f3a78e
180 changed files with 567 additions and 4 deletions

View file

@ -298,6 +298,9 @@ struct Ice40DspPass : public Pass {
}
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
ZoneScoped;
ZoneText(pass_name.c_str(), pass_name.length());
ZoneColor((uint32_t)(size_t)pass_name.c_str());
log_header(design, "Executing ICE40_DSP pass (map multipliers).\n");
size_t argidx;

View file

@ -93,6 +93,9 @@ struct Ice40WrapCarryPass : public Pass {
}
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
ZoneScoped;
ZoneText(pass_name.c_str(), pass_name.length());
ZoneColor((uint32_t)(size_t)pass_name.c_str());
bool unwrap = false;
log_header(design, "Executing ICE40_WRAPCARRY pass (wrap carries).\n");

View file

@ -54,6 +54,9 @@ struct PeepoptPass : public Pass {
}
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
ZoneScoped;
ZoneText(pass_name.c_str(), pass_name.length());
ZoneColor((uint32_t)(size_t)pass_name.c_str());
log_header(design, "Executing PEEPOPT pass (run peephole optimizers).\n");
size_t argidx;

View file

@ -241,6 +241,9 @@ struct TestPmgenPass : public Pass {
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
ZoneScoped;
ZoneText(pass_name.c_str(), pass_name.length());
ZoneColor((uint32_t)(size_t)pass_name.c_str());
if (GetSize(args) > 1)
{
if (args[1] == "-reduce_chain")

View file

@ -770,6 +770,9 @@ struct XilinxDspPass : public Pass {
}
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
ZoneScoped;
ZoneText(pass_name.c_str(), pass_name.length());
ZoneColor((uint32_t)(size_t)pass_name.c_str());
log_header(design, "Executing XILINX_DSP pass (pack resources into DSPs).\n");
std::string family = "xc7";

View file

@ -214,6 +214,9 @@ struct XilinxSrlPass : public Pass {
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
ZoneScoped;
ZoneText(pass_name.c_str(), pass_name.length());
ZoneColor((uint32_t)(size_t)pass_name.c_str());
log_header(design, "Executing XILINX_SRL pass (Xilinx shift register extraction).\n");
bool fixed = false;