mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Merge branch 'YosysHQ:main' into main

Browse source
This commit is contained in:
Akash Levy 2024-11-07 11:24:11 -08:00 • committed by GitHub
commit 0e3adb38fc
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
12 changed files with 9084 additions and 6596 deletions
Download patch file Download diff file Expand all files Collapse all files

11
tests/techmap/bufnorm.ys Normal file
View file

@ -0,0 +1,11 @@
# Check wires driven by constants are kept
read_verilog <<EOT
module top(output wire [7:0] y);
assign y = 27;
endmodule
EOT
equiv_opt -assert bufnorm
design -load postopt
select -assert-count 1 t:$buf
select -assert-count 1 w:y %ci t:$buf %i