mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 12:08:19 +00:00
Code Activity

write_verilog: log_abort on unhandled $check flavor

Browse source
This commit is contained in:
Robin Ole Heinemann 2025-01-30 14:39:09 +01:00 committed by Catherine
parent 2f11dc87c9
commit 0ab13924a5
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
backends/verilog/verilog_backend.cc
View file

@ -1059,6 +1059,8 @@ void dump_cell_expr_check(std::ostream &f, std::string indent, const RTLIL::Cell
f << stringf("%s" "%s" "assume (eventually ", indent.c_str(), label.c_str()); f << stringf("%s" "%s" "assume (eventually ", indent.c_str(), label.c_str());
else if (flavor == "cover") else if (flavor == "cover")
f << stringf("%s" "%s" "cover (", indent.c_str(), label.c_str()); f << stringf("%s" "%s" "cover (", indent.c_str(), label.c_str());
else
log_abort();
dump_sigspec(f, cell->getPort(ID::A)); dump_sigspec(f, cell->getPort(ID::A));
f << stringf(");\n"); f << stringf(");\n");
} }