mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

use scratchpad variable check.permissive

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-05-07 17:52:31 +02:00
parent 56d562299a
commit 051c00e7db
1 changed files with 3 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/simple_abc9/abc9.v
View file

@ -47,6 +47,7 @@ module abc9_test008_sub(input a, output b);
assign b = ~a; assign b = ~a;
endmodule endmodule
scratchpad -set check.permissive true
module abc9_test009(inout io, input oe); module abc9_test009(inout io, input oe);
reg latch; reg latch;
always @(io or oe) always @(io or oe)
@ -80,7 +81,7 @@ assign io = oe ? ~latch : 8'bz;
endmodule endmodule
module abc9_test013(inout [3:0] io, input oe); module abc9_test013(inout [3:0] io, input oe);
reg [3:0] latch; reg [7:0] latch;
always @(io or oe) always @(io or oe)
if (!oe) if (!oe)
latch[3:0] <= io[3:0]; latch[3:0] <= io[3:0];
@ -104,6 +105,7 @@ always @(io or oe)
assign io[3:0] = oe ? ~latch[3:0] : 4'bz; assign io[3:0] = oe ? ~latch[3:0] : 4'bz;
assign io[7:4] = !oe ? {latch[4], latch[7:3]} : 4'bz; assign io[7:4] = !oe ? {latch[4], latch[7:3]} : 4'bz;
endmodule endmodule
scratchpad -set check.permissive false
module abc9_test015(input a, output b, input c); module abc9_test015(input a, output b, input c);
assign b = ~a; assign b = ~a;