mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00
Code Activity

Tests.

Browse source
This commit is contained in:
nella 2026-05-20 15:58:27 +02:00 • committed by nella
parent bbec8d2902
commit 04a1611346
1 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

12
tests/opt/opt_dff_eqbits.ys
View file

@ -3,9 +3,9 @@ design -reset
read_verilog -sv opt_dff_eqbits_small.sv
hierarchy -top test_case
techmap
opt_dff -sat
opt_dff -sat -eqbits
synth
opt_dff -sat
opt_dff -sat -eqbits
opt_clean -purge
select -assert-count 2 t:$_SDFF_PN0_
@ -17,7 +17,7 @@ hierarchy -top test_case
prep
design -save gold
opt_dff -sat
opt_dff -sat -eqbits
design -save gate
design -copy-from gold -as gold test_case
@ -32,9 +32,9 @@ design -reset
read_verilog -sv opt_dff_eqbits_large.sv
hierarchy -top test_case
techmap
opt_dff -sat
opt_dff -sat -eqbits
synth
opt_dff -sat
opt_dff -sat -eqbits
opt_clean -purge
select -assert-count 6 t:$_SDFFE_PN0P_
@ -46,7 +46,7 @@ hierarchy -top test_case
prep
design -save gold
opt_dff -sat
opt_dff -sat -eqbits
design -save gate
design -copy-from gold -as gold test_case