mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-31 15:24:57 +00:00
Code Activity

verilog_backend: emit sync $print cells with same triggers together

Browse source 
Sort by PRIORITY, ensuring output order.
This commit is contained in:
Charlotte 2023-06-28 11:51:32 +10:00 • committed by Marcelina Kościelnicka
parent f9d38253c5
commit 04582f2fb7
5 changed files with 297 additions and 274 deletions
Download patch file Download diff file Expand all files Collapse all files

11
tests/fmt/always_full_tb.cc
View file

@ -4,12 +4,7 @@
int main()
{
cxxrtl_design::p_always__full uut;
while (true) {
uut.p_clk.set(!uut.p_clk);
uut.step();
if (uut.p_fin.get<bool>())
return 0;
}
uut.p_clk.set(!uut.p_clk);
uut.step();
return 0;
}