mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-10 09:48:06 +00:00
Code Activity

analogdevices: Native LUTRAM primitives

Browse source
This commit is contained in:
Krystine Sherwin 2025-10-08 14:08:41 +13:00 • committed by Lofty
parent b1bc39bca4
commit 009bc900fb
3 changed files with 13 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

9
techlibs/analogdevices/lutrams_map.v
View file

@ -28,7 +28,7 @@ case(OPTION_ABITS)
.WCLK(PORT_RW_CLK),
.WE(PORT_RW_WR_EN)
);
6: begin
6:
RAMS64X1
#(
.INIT(INIT)
@ -46,9 +46,8 @@ case(OPTION_ABITS)
.WCLK(PORT_RW_CLK),
.WE(PORT_RW_WR_EN)
);
end
default:
$error("invalid OPTION_ABITS/WIDTH combination");
$error("invalid OPTION_ABITS");
endcase
endgenerate
@ -78,8 +77,8 @@ case (OPTION_ABITS)
)
_TECHMAP_REPLACE_
(
.SPO(PORT_RW_RD_DATA),
.DPO(PORT_R_RD_DATA),
.SPO(PORT_RW_RD_DATA),
.A0(PORT_RW_ADDR[0]),
.A1(PORT_RW_ADDR[1]),
.A2(PORT_RW_ADDR[2]),
@ -101,8 +100,8 @@ case (OPTION_ABITS)
)
_TECHMAP_REPLACE_
(
.SPO(PORT_RW_RD_DATA),
.DPO(PORT_R_RD_DATA),
.SPO(PORT_RW_RD_DATA),
.A0(PORT_RW_ADDR[0]),
.A1(PORT_RW_ADDR[1]),
.A2(PORT_RW_ADDR[2]),