mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-14 19:50:22 +00:00
analogdevices: Native LUTRAM primitives
This commit is contained in:
parent
b1bc39bca4
commit
009bc900fb
3 changed files with 13 additions and 10 deletions
|
@ -1,37 +1,39 @@
|
|||
# Single-port RAMs.
|
||||
|
||||
ram distributed $__ANALOGDEVICES_LUTRAM_SP_ {
|
||||
cost 1;
|
||||
option "ABITS" 5 {
|
||||
cost 1;
|
||||
abits 5;
|
||||
}
|
||||
option "ABITS" 6 {
|
||||
cost 2;
|
||||
abits 6;
|
||||
}
|
||||
width 1;
|
||||
init no_undef;
|
||||
prune_rom;
|
||||
port arsw "RW" {
|
||||
clock posedge;
|
||||
clock anyedge;
|
||||
}
|
||||
}
|
||||
|
||||
# Dual-port RAMs.
|
||||
|
||||
ram distributed $__ANALOGDEVICES_LUTRAM_DP_ {
|
||||
cost 1;
|
||||
option "ABITS" 5 {
|
||||
cost 2;
|
||||
abits 5;
|
||||
}
|
||||
option "ABITS" 6 {
|
||||
cost 4;
|
||||
abits 6;
|
||||
}
|
||||
width 1;
|
||||
init no_undef;
|
||||
prune_rom;
|
||||
port ar "R" {
|
||||
}
|
||||
port arsw "RW" {
|
||||
clock posedge;
|
||||
}
|
||||
port ar "R" {
|
||||
}
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue