mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-10 17:58:07 +00:00
Code Activity

analogdevices: Native LUTRAM primitives

Browse source
This commit is contained in:
Krystine Sherwin 2025-10-08 14:08:41 +13:00 • committed by Lofty
parent b1bc39bca4
commit 009bc900fb
3 changed files with 13 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/analogdevices/cells_sim.v
View file

@ -604,6 +604,8 @@ module RAMS64X1 (
endspecify
endmodule
// Dual port.
(* abc9_box, lib_whitebox *)
module RAMD32X1 (
output DPO, SPO,