3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-14 01:08:43 +00:00
sby/docs/examples/puzzles/primegen.sby
Clifford Wolf 0f21d01460 Add primegen example
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-03-03 19:58:35 +01:00

14 lines
149 B
Plaintext

[options]
mode cover
depth 1
[engines]
smtbmc --dumpsmt2 --stbv z3
[script]
read_verilog -formal primegen.v
prep -top primegen
[files]
primegen.v