mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-05 22:14:08 +00:00
8da6f07cb3
Organize tests into subdirectories and use a new makefile that scans .sby files and allows selecting tests by mode, engine, solver and/or subdirectory. Automatically skips tests that use engines/solvers that are not found in the PATH. See `cd tests; make help` for a description of supported make targets.
18 lines
274 B
Systemverilog
18 lines
274 B
Systemverilog
module top (
|
|
input clk,
|
|
input [7:0] din
|
|
);
|
|
reg [31:0] state = 0;
|
|
|
|
always @(posedge clk) begin
|
|
state <= ((state << 5) + state) ^ din;
|
|
end
|
|
|
|
`ifdef FORMAL
|
|
always @(posedge clk) begin
|
|
cover (state == 'd 12345678);
|
|
cover (state == 'h 12345678);
|
|
end
|
|
`endif
|
|
endmodule
|