mirror of
https://github.com/YosysHQ/sby.git
synced 2025-10-31 04:52:30 +00:00
8da6f07cb3
Organize tests into subdirectories and use a new makefile that scans .sby files and allows selecting tests by mode, engine, solver and/or subdirectory. Automatically skips tests that use engines/solvers that are not found in the PATH. See `cd tests; make help` for a description of supported make targets.
17 lines
236 B
Systemverilog
17 lines
236 B
Systemverilog
module test (
|
|
input clk, a
|
|
);
|
|
reg [7:0] counter = 0;
|
|
|
|
always @(posedge clk) begin
|
|
counter <= counter + 1;
|
|
end
|
|
|
|
always @(posedge clk) begin
|
|
if (counter == 3) begin
|
|
assert(a);
|
|
assert(!a);
|
|
assert(0);
|
|
end
|
|
end
|
|
endmodule
|