3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-22 12:55:30 +00:00
sby/sbysrc
George Rennie 79634d5016 Add --anybase option to smtbmc engine
This uses the smtbmc -g flag to generate an arbitrary trace for the
basecase in prove mode, instead of one starting with the initial
conditions. This behaves similarly to the basecase assertions in yosys'
equiv_induct.
2021-11-16 15:23:47 +00:00
..
demo1.sby Include verilog source files for demo1.sby 2020-07-21 13:01:36 +02:00
demo2.sby Add aiger engine 2017-02-19 23:53:01 +01:00
demo3.sby Fix syntax errors 2021-01-26 09:09:43 +01:00
sby.py Initialize variable 2021-08-25 11:38:24 +02:00
sby_core.py Turn .format() strings into f-strings 2021-06-26 19:46:30 +02:00
sby_engine_abc.py Turn .format() strings into f-strings 2021-06-26 19:46:30 +02:00
sby_engine_aiger.py Turn .format() strings into f-strings 2021-06-26 19:46:30 +02:00
sby_engine_btor.py Fix regression 2021-08-25 12:10:18 +02:00
sby_engine_smtbmc.py Add --anybase option to smtbmc engine 2021-11-16 15:23:47 +00:00
sby_mode_bmc.py Turn .format() strings into f-strings 2021-06-26 19:46:30 +02:00
sby_mode_cover.py Turn .format() strings into f-strings 2021-06-26 19:46:30 +02:00
sby_mode_live.py Turn .format() strings into f-strings 2021-06-26 19:46:30 +02:00
sby_mode_prove.py Turn .format() strings into f-strings 2021-06-26 19:46:30 +02:00