mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-13 08:48:18 +00:00
16 lines
242 B
Verilog
16 lines
242 B
Verilog
module demo (
|
|
input clk,
|
|
output [5:0] counter
|
|
);
|
|
reg [5:0] counter = 0;
|
|
|
|
always @(posedge clk) begin
|
|
if (counter == 15)
|
|
counter <= 0;
|
|
else
|
|
counter <= counter + 1;
|
|
end
|
|
|
|
assert property (counter < 32);
|
|
endmodule
|