mirror of
https://github.com/YosysHQ/sby.git
synced 2025-10-31 04:52:30 +00:00
499371fd39
* Rename and move sbysrc/demo[123].sby to docs/examples/demos
* Make them use multiple tasks for multiple engines
* Scan docs/examples for sby files for make test
* `make ci` is now `NOSKIP` by default
* Skip scripts using `verific` w/o yosys verific support
* This does not fail even with NOSKIP set
24 lines
410 B
Text
24 lines
410 B
Text
[tasks]
|
|
suprove
|
|
avy
|
|
|
|
[options]
|
|
mode prove
|
|
|
|
[engines]
|
|
suprove: aiger suprove
|
|
avy: aiger avy
|
|
|
|
[script]
|
|
read_verilog -formal demo.v
|
|
prep -top top
|
|
|
|
[file demo.v]
|
|
module top(input clk, input up, down);
|
|
reg [4:0] counter = 0;
|
|
always @(posedge clk) begin
|
|
if (up && counter != 10) counter <= counter + 1;
|
|
if (down && counter != 0) counter <= counter - 1;
|
|
end
|
|
assert property (counter != 15);
|
|
endmodule
|