mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-14 01:08:43 +00:00
25 lines
410 B
Plaintext
25 lines
410 B
Plaintext
[tasks]
|
|
suprove
|
|
avy
|
|
|
|
[options]
|
|
mode prove
|
|
|
|
[engines]
|
|
suprove: aiger suprove
|
|
avy: aiger avy
|
|
|
|
[script]
|
|
read_verilog -formal demo.v
|
|
prep -top top
|
|
|
|
[file demo.v]
|
|
module top(input clk, input up, down);
|
|
reg [4:0] counter = 0;
|
|
always @(posedge clk) begin
|
|
if (up && counter != 10) counter <= counter + 1;
|
|
if (down && counter != 0) counter <= counter - 1;
|
|
end
|
|
assert property (counter != 15);
|
|
endmodule
|