mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-05 22:14:08 +00:00
17 lines
201 B
Plaintext
17 lines
201 B
Plaintext
[options]
|
|
mode bmc
|
|
expect fail
|
|
|
|
[engines]
|
|
btor btormc
|
|
|
|
[script]
|
|
read_verilog -sv test.sv
|
|
prep -top test
|
|
|
|
[file test.sv]
|
|
module test(input foo);
|
|
always @* assert(foo);
|
|
always @* assert(!foo);
|
|
endmodule
|