mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-05 22:14:08 +00:00
9 lines
118 B
Verilog
9 lines
118 B
Verilog
module test(input [7:0] I, output O);
|
|
assign O = ^I;
|
|
|
|
always @(*) begin
|
|
cover(O==1'b0);
|
|
cover(O==1'b1);
|
|
end
|
|
endmodule
|