mirror of
https://github.com/YosysHQ/sby.git
synced 2025-08-24 21:56:04 +00:00
8 lines
118 B
Verilog
8 lines
118 B
Verilog
module test(input [7:0] I, output O);
|
|
assign O = ^I;
|
|
|
|
always @(*) begin
|
|
cover(O==1'b0);
|
|
cover(O==1'b1);
|
|
end
|
|
endmodule
|