mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-07 06:44:06 +00:00
50 lines
567 B
ReStructuredText
50 lines
567 B
ReStructuredText
|
|
Formal extensions to Verilog
|
|
============================
|
|
|
|
TBD
|
|
|
|
``read_verilog -formal``
|
|
|
|
SystemVerilog Immediate Assertions
|
|
----------------------------------
|
|
|
|
TBD
|
|
|
|
``assert(<expr>);``
|
|
|
|
``assume(<expr>);``
|
|
|
|
``cover(<expr>);``
|
|
|
|
SystemVerilog Functions
|
|
-----------------------
|
|
|
|
TBD
|
|
|
|
``$past``
|
|
|
|
``$stable``
|
|
|
|
``$rose``, ``$fell``
|
|
|
|
Liveness and Fairness
|
|
---------------------
|
|
|
|
TBD
|
|
|
|
``assert(eventually <expr>);``
|
|
|
|
``assume(eventually <expr>);``
|
|
|
|
Unconstrained Variables
|
|
-----------------------
|
|
|
|
TBD
|
|
|
|
Nonstandard Extensions in Yosys
|
|
-------------------------------
|
|
|
|
TBD
|
|
|