mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-10-25 18:25:58 +00:00
Code Activity
sby/docs/examples/vhd
History
Krystine Sherwin 549c5f33f5
Add formal_bind example 
Demonstrate binding SVA properties to a VHDL design.
Mention example code (with snippets) in section on Verific.
2024-03-05 15:29:08 +13:00
..
.gitignore Add formal_bind example 2024-03-05 15:29:08 +13:00
formal_bind.sby Add formal_bind example 2024-03-05 15:29:08 +13:00
formal_bind.sv Add formal_bind example 2024-03-05 15:29:08 +13:00
updowncount.vhd Add formal_bind example 2024-03-05 15:29:08 +13:00