3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-07 06:44:06 +00:00
sby/docs/examples/puzzles/primegen.sby
Clifford Wolf 2c13fbefe6 Extend primegen example
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-03-07 23:10:53 +01:00

22 lines
307 B
Plaintext

[tasks]
primegen
primes_fail
primes_pass
[options]
mode cover
depth 1
primes_fail: expect fail
[engines]
smtbmc --dumpsmt2 --progress --stbv z3
[script]
read_verilog -formal primegen.v
primes_fail: chparam -set offset 7 primes
primegen: prep -top primegen
~primegen: prep -top primes
[files]
primegen.v