mirror of
https://github.com/YosysHQ/sby.git
synced 2025-08-22 20:57:56 +00:00
16 lines
346 B
Verilog
16 lines
346 B
Verilog
module test (input CP, CN, input A, B, output reg XP, XN);
|
|
reg [7:0] counter = 0;
|
|
always @* begin
|
|
assume (A || B);
|
|
assume (!A || !B);
|
|
assert (A == B);
|
|
cover (counter == 3 && A);
|
|
cover (counter == 3 && B);
|
|
end
|
|
always @(posedge CP)
|
|
counter <= counter + 1;
|
|
always @(posedge CP)
|
|
XP <= A;
|
|
always @(negedge CN)
|
|
XN <= B;
|
|
endmodule
|