mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-06 14:24:08 +00:00
31 lines
346 B
Plaintext
31 lines
346 B
Plaintext
[tasks]
|
|
bmc
|
|
cover
|
|
|
|
[options]
|
|
bmc: mode bmc
|
|
cover: mode cover
|
|
|
|
expect fail
|
|
|
|
[engines]
|
|
smtbmc boolector
|
|
|
|
[script]
|
|
read_verilog -sv test.sv
|
|
prep -top top
|
|
|
|
[file test.sv]
|
|
module test(input foo);
|
|
always @* assert(foo);
|
|
always @* assert(!foo);
|
|
always @* cover(foo);
|
|
always @* cover(!foo);
|
|
endmodule
|
|
|
|
module top();
|
|
test test_i (
|
|
.foo(1'b1)
|
|
);
|
|
endmodule
|