mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-06 22:34:07 +00:00
Code Activity
95 commits 7 branches 26 tags 1.3 MiB
Python 84.7%
Rust 11.2%
Makefile 1.7%
Verilog 1.1%
SystemVerilog 0.9%
Other 0.4%
Find a file
Clifford Wolf 055b305c81 Update verific.rst 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-03-06 23:46:52 +01:00
docs Update verific.rst 2018-03-06 23:46:52 +01:00
sbysrc Merge branch 'master' of github.com:cliffordwolf/SymbiYosys 2018-03-06 23:42:09 +01:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
Makefile Add DESTDIR and PREFIX to Makefile 2018-01-17 14:35:46 +01:00
README.md Add README.md 2017-01-22 16:59:51 +01:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See http://symbiyosys.readthedocs.io/ for documentation.