3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-07 14:45:18 +00:00
Commit graph

1 commit

Author SHA1 Message Date
Krystine Sherwin 549c5f33f5
Add formal_bind example
Demonstrate binding SVA properties to a VHDL design.
Mention example code (with snippets) in section on Verific.
2024-03-05 15:29:08 +13:00