Demonstrate binding SVA properties to a VHDL design. Mention example code (with snippets) in section on Verific.