3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-10-28 11:39:25 +00:00
Commit graph

4 commits

Author SHA1 Message Date
Jannis Harder
6d0a1ed960 Add cycle_width option for sim's new -width option 2025-10-20 17:30:09 +02:00
Jannis Harder
36f84b8b9f smtbmc: Use new -noinitstate option when simulating inductive cex
This requires YosysHQ/yosys#3962
2023-09-28 17:38:15 +02:00
Jannis Harder
6398938e6a Enable yosys sim support for clock signals in hierarchical designs 2023-01-11 18:02:45 +01:00
Jannis Harder
6d3b5aa960 Unified trace generation using yosys's sim across all engines
Currently opt-in using the `fst` or `vcd_sim` options.
2023-01-10 18:42:26 +01:00