mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-03 13:29:56 +00:00
Code Activity

Merge pull request #317 from SeddonShen/main

Browse source 
feat(sby_engine_aiger): add rIC3 support for BMC mode
This commit is contained in:
George Rennie 2025-03-26 10:17:15 +01:00 committed by GitHub
parent 20ee439df9 ca93e43cec
commit ff98e51c13
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 7 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
sbysrc/sby_engine_aiger.py
View file

@ -48,9 +48,13 @@ def run(mode, task, engine_idx, engine):
solver_cmd = " ".join([task.exe_paths["avy"], "--cex", "-"] + solver_args[1:])
elif solver_args[0] == "rIC3":
if mode != "prove":
task.error("The aiger solver 'rIC3' is only supported in prove mode.")
solver_cmd = " ".join([task.exe_paths["rIC3"], "--witness"] + solver_args[1:])
if mode not in ["bmc", "prove"]:
task.error("The aiger solver 'rIC3' is only supported in bmc and prove mode.")
if mode == "prove":
solver_cmd = " ".join([task.exe_paths["rIC3"], "--witness"] + solver_args[1:])
if mode == "bmc":
solver_cmd = " ".join([task.exe_paths["rIC3"], "--bmc-max-k {}".format(task.opt_depth - 1), "-e bmc", "-v 0", "--witness"] + solver_args[1:])
status_2 = "PASS" # rIC3 outputs status 2 when BMC passes
elif solver_args[0] == "aigbmc":
if mode != "bmc":