mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-12 08:28:16 +00:00
Code Activity

Merge pull request #270 from YosysHQ/aiju/fix-timeout-test

Browse source 
Replace the 'primes' test in junit_timeout_error.sby with a new test …
This commit is contained in:
Miodrag Milanović 2024-04-04 09:00:13 +02:00 committed by GitHub
parent e30a0fe611 725038d315
commit ebfb2ee7e0
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 14 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

29
tests/junit/junit_timeout_error.sby
View file

@ -17,26 +17,25 @@ solver: smtbmc foo
[script] [script]
read -noverific read -noverific
syntax: read -define SYNTAX_ERROR syntax: read -define SYNTAX_ERROR
read -sv primes.sv read -sv diophantine.sv
prep -top primes prep -top diophantine
[file primes.sv] [file diophantine.sv]
module primes; module diophantine;
parameter [8:0] offset = 7; (* anyconst *) reg [15:0] a, b, c;
(* anyconst *) reg [8:0] prime1;
wire [9:0] prime2 = prime1 + offset;
(* allconst *) reg [4:0] factor;
`ifdef SYNTAX_ERROR `ifdef SYNTAX_ERROR
foo foo
`endif `endif
wire [48:0] x = a*a*a + b*b*b;
wire [48:0] y = c*c*c;
always @* begin always @* begin
if (1 < factor && factor < prime1) assume (a > 0);
assume ((prime1 % factor) != 0); assume (b > 0);
if (1 < factor && factor < prime2) assume (c > 0);
assume ((prime2 % factor) != 0); assume (x == y);
assume (1 < prime1);
cover (1); cover (1);
end end
endmodule endmodule