3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-23 05:15:30 +00:00

Merge pull request #170 from programmerjake/add-simcheck-option

switch to using hierarchy -smtcheck for smtlib2 solvers, allowing smtlib2_module modules
This commit is contained in:
Jannis Harder 2022-07-03 11:47:22 +02:00 committed by GitHub
commit e3123283ea
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
3 changed files with 69 additions and 6 deletions

View file

@ -0,0 +1,31 @@
[options]
mode bmc
depth 1
expect error
[engines]
smtbmc
[script]
read_verilog -formal test.v
prep -top top
[file test.v]
(* blackbox *)
module submod(a, b);
input [7:0] a;
output [7:0] b;
endmodule
module top;
wire [7:0] a = $anyconst, b;
submod submod(
.a(a),
.b(b)
);
always @* begin
assert(~a == b);
end
endmodule

View file

@ -0,0 +1,32 @@
[options]
mode bmc
depth 1
[engines]
smtbmc
[script]
read_verilog -formal test.v
prep -top top
[file test.v]
(* blackbox *)
(* smtlib2_module *)
module submod(a, b);
input [7:0] a;
(* smtlib2_comb_expr = "(bvnot a)" *)
output [7:0] b;
endmodule
module top;
wire [7:0] a = $anyconst, b;
submod submod(
.a(a),
.b(b)
);
always @* begin
assert(~a == b);
end
endmodule