mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-05 22:14:08 +00:00
Code Activity

Fixes before merge

Browse source
This commit is contained in:
KrystalDelusion 2022-08-22 21:18:40 +12:00
parent d6d7119cd5
commit df2610d598
3 changed files with 2 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
docs/source/index.rst
View file

@ -10,11 +10,6 @@ formal tasks:
* Unbounded verification of safety properties
* Generation of test benches from cover statements
* Verification of liveness properties
* Formal equivalence checking [TBD]
* Reactive Synthesis [TBD]
(Items marked [TBD] are features under construction and not available
at the moment.)
.. toctree::
:maxdepth: 3

1
docs/source/install.rst
View file

@ -88,6 +88,7 @@ Boolector
https://boolector.github.io
.. code-block:: text
git clone https://github.com/boolector/boolector
cd boolector
./contrib/setup-btor2tools.sh

2
docs/source/newstart.rst
View file

@ -233,7 +233,7 @@ while still passing all of the tests?
.. note::
If you need a **hint**, try increasing the width of the address wires. 4 bits
supports up to :math:`2^4=16` addresses. Are there other signals that
supports up to 2\ :sup:`4`\ =16 addresses. Are there other signals that
need to be wider? Can you make the width parameterisable to support
arbitrarily large buffers?