mirror of
https://github.com/YosysHQ/sby.git
synced 2025-07-04 22:15:43 +00:00
Support rIC3 as backend
Signed-off-by: Yuheng Su <gipsyh.icu@gmail.com>
This commit is contained in:
parent
26b387466d
commit
daf4e4cb39
6 changed files with 19 additions and 1 deletions
|
@ -1,6 +1,7 @@
|
|||
[tasks]
|
||||
suprove
|
||||
avy
|
||||
rIC3
|
||||
|
||||
[options]
|
||||
mode prove
|
||||
|
@ -8,6 +9,7 @@ mode prove
|
|||
[engines]
|
||||
suprove: aiger suprove
|
||||
avy: aiger avy
|
||||
rIC3: aiger rIC3
|
||||
|
||||
[script]
|
||||
read_verilog -formal demo.v
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue