mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-07-04 22:15:43 +00:00
Code Activity

Support rIC3 as backend

Browse source 
Signed-off-by: Yuheng Su <gipsyh.icu@gmail.com>
This commit is contained in:
Yuheng Su 2024-12-16 11:02:45 +00:00
parent 26b387466d
commit daf4e4cb39
6 changed files with 19 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/examples/demos/up_down_counter.sby
View file

@ -1,6 +1,7 @@
[tasks]
suprove
avy
rIC3
[options]
mode prove
@ -8,6 +9,7 @@ mode prove
[engines]
suprove: aiger suprove
avy: aiger avy
rIC3: aiger rIC3
[script]
read_verilog -formal demo.v