3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2026-07-13 06:46:33 +00:00

fix aiger witness handling for combinational designs (empty newlines are semantically important for aiw output parsed from log)

This commit is contained in:
N. Engelhardt 2026-07-06 19:58:52 +02:00
parent 97e47c471c
commit d11cc34cb3
3 changed files with 30 additions and 2 deletions

View file

@ -0,0 +1,21 @@
[tasks]
aigbmc
ric3
[options]
mode bmc
depth 1
expect fail
[engines]
aigbmc: aiger aigbmc
ric3: aiger rIC3
[script]
read -formal top.sv
prep -top top
[file top.sv]
module top(input a);
always @* assert (!a);
endmodule