mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-27 23:45:50 +00:00
Add "cover" mode
This commit is contained in:
parent
b8fefaa25b
commit
ad4c0f2198
7 changed files with 80 additions and 3 deletions
13
docs/examples/quickstart/cover.v
Normal file
13
docs/examples/quickstart/cover.v
Normal file
|
@ -0,0 +1,13 @@
|
|||
module top (
|
||||
input clk,
|
||||
input [7:0] din
|
||||
);
|
||||
reg [31:0] state = 0;
|
||||
|
||||
always @(posedge clk) begin
|
||||
state <= ((state << 5) + state) ^ din;
|
||||
end
|
||||
|
||||
cover property (state == 'd 12345678);
|
||||
cover property (state == 'h 12345678);
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue